This letter presents an FPGA implementation of a fault-tolerant Hopfield Neural 
: FTHNN architecture. In blue, the elements in the standard HNN and in red/dotted underlined, those of the FT-HNN one. The vector a is the input pattern and w is the matrix of weights of the network (FPGAs) allow the implementation of very large high-speed ANNs [4, 5] . HNNs have been used for space applications, not only for satellites [6] , but also for other hazardous environments [7] . Thus, they can be a target for faults provoked 15 by highly energetic particles. Single Event Upsets (SEUs), and Single Event Transients (SETs) are the most frequent errors provoked by this phenomenon [2] . Hence, their fault tolerance must be analyzed and improved.
This letter presents a hardware implementation on FPGAs of a Fault-Tolerant HNN (FT-HNN) and an experimental study of its robustness against SEUs,
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SETs and stuck-at's. Faults have been injected with two fault-injection tools: NETFI [8] , which emulates SEUs and SETs in the logic of the circuit itself; and NESSY [9] , which emulates SEUs into the configuration memory of the FPGA.
The robustness of this design is compared with a standard HNN previously developed [5] and a solution based on Triple Modular Redundancy (TMR). 
Hardware Implementation of the Fault-tolerant HNN
It is not the objective of this letter to describe the architecture of HNNs, since it can be found in [5] . The FT-HNN aims at hardening the adders and multipliers of the HNN. Temporal redundancy is used for multiplications, whereas spatial redundancy (in the order of n) is adopted for additions ( Figure 1 ). Figure 3 shows the resource consumption of the three studied versions of the HNN when implemented on two different Xilinx TM FPGAs, which were used 45 used to implement NETFI [8] and NESSY [9] , respectively. On average, the resource consumption of the FT-HNN increases by 50.8% the standard one (on average). However, this is very far from the >300% achieved by HNN+TMR.
Experimental Results
In addition, the maximum operating frequency of the FT-HNN was 398 MHz;
whereas for the standard one, it was 439 MHz. 
Study of the SEU and SET Sensitivity at the RTL Level
One fault per execution was injected using NETFI [8] . Consequences are classified as follows: Silent, when the fault has no effect on the result; Error, where the outputs of the HNN were not the expected ones; Timeout, when after a large number of cycles, it does not return any result; and Convergence, when 55 it returns correct results, but after the expected execution time.
An extensive fault injection campaign was performed on both versions of the HNN [5] . The obtained SEU and SET error rates drastically decrease for the FT-HNN (see Table 1 ). Indeed, the faulty results (Errors + Timeouts) decreased from 2.36% to 0.14% in the case of SEUs, from 2.18% to 0.032% for 60 SETs, from 9.44% to 3.07% for stuck-at-0 's and from 8.67% to 3.06% for stuckat-1 's. Convergences significantly decrease as well. Thus, the cost in terms of hardware and execution time is justified by a higher robustness, especially for 
SEU Sensitivity of the FPGA Configuration Memory
By using NESSY [9] , SEUs were also injected in all the configuration bits used for implementation of the HNNs ( Figure 4 ). As expected, the SEU sensitivity of the HNN+TMR significantly decreases with respect to the standard one (-76% on average). The FT-HNN also improves the standard one. In compari-
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son with the HNN+TMR, the sensitivity of the FT-HNN increases to 0.386% in case of errors, but it almost reduces the number of timeouts to zero (0.027%).
Convergences slightly increase as well, from 0.024% to 0.053%. However, in general terms (errors + timeouts + convergences), the FT-HNN hardens the HNN by a factor of 7.41 (0.16% vs. 1.15%) and HNN+TMR, by a factor of 2.47
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(0.16% vs. 0.28%). Thus, the most interesting conclusion that can be drawn is that the FT-HNN introduces an affordable resources overhead (+50.8%), but in exchange, it is 7.41 times more robust to SEUs. This is especially interesting in comparison with the HNN+TMR (which featured +>300% hardware resources overhead, and in exchange, only a factor of SEU sensitivity reduction of 2.47).
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